Edit File: cmd.h
/* * Copyright (c) 2006 Cisco Systems, Inc. All rights reserved. * * This software is available to you under a choice of one of two * licenses. You may choose to be licensed under the terms of the GNU * General Public License (GPL) Version 2, available from the file * COPYING in the main directory of this source tree, or the * OpenIB.org BSD license below: * * Redistribution and use in source and binary forms, with or * without modification, are permitted provided that the following * conditions are met: * * - Redistributions of source code must retain the above * copyright notice, this list of conditions and the following * disclaimer. * * - Redistributions in binary form must reproduce the above * copyright notice, this list of conditions and the following * disclaimer in the documentation and/or other materials * provided with the distribution. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE * SOFTWARE. */ #ifndef MLX4_CMD_H #define MLX4_CMD_H #include <linux/dma-mapping.h> #include <linux/if_link.h> #include <linux/mlx4/device.h> #include <linux/netdevice.h> enum { /* initialization and general commands */ MLX4_CMD_SYS_EN = 0x1, MLX4_CMD_SYS_DIS = 0x2, MLX4_CMD_MAP_FA = 0xfff, MLX4_CMD_UNMAP_FA = 0xffe, MLX4_CMD_RUN_FW = 0xff6, MLX4_CMD_MOD_STAT_CFG = 0x34, MLX4_CMD_QUERY_DEV_CAP = 0x3, MLX4_CMD_QUERY_FW = 0x4, MLX4_CMD_ENABLE_LAM = 0xff8, MLX4_CMD_DISABLE_LAM = 0xff7, MLX4_CMD_QUERY_DDR = 0x5, MLX4_CMD_QUERY_ADAPTER = 0x6, MLX4_CMD_INIT_HCA = 0x7, MLX4_CMD_CLOSE_HCA = 0x8, MLX4_CMD_INIT_PORT = 0x9, MLX4_CMD_CLOSE_PORT = 0xa, MLX4_CMD_QUERY_HCA = 0xb, MLX4_CMD_QUERY_PORT = 0x43, MLX4_CMD_SENSE_PORT = 0x4d, MLX4_CMD_HW_HEALTH_CHECK = 0x50, MLX4_CMD_SET_PORT = 0xc, MLX4_CMD_SET_NODE = 0x5a, MLX4_CMD_QUERY_FUNC = 0x56, MLX4_CMD_ACCESS_DDR = 0x2e, MLX4_CMD_MAP_ICM = 0xffa, MLX4_CMD_UNMAP_ICM = 0xff9, MLX4_CMD_MAP_ICM_AUX = 0xffc, MLX4_CMD_UNMAP_ICM_AUX = 0xffb, MLX4_CMD_SET_ICM_SIZE = 0xffd, MLX4_CMD_ACCESS_REG = 0x3b, MLX4_CMD_ALLOCATE_VPP = 0x80, MLX4_CMD_SET_VPORT_QOS = 0x81, /*master notify fw on finish for slave's flr*/ MLX4_CMD_INFORM_FLR_DONE = 0x5b, MLX4_CMD_VIRT_PORT_MAP = 0x5c, MLX4_CMD_GET_OP_REQ = 0x59, /* TPT commands */ MLX4_CMD_SW2HW_MPT = 0xd, MLX4_CMD_QUERY_MPT = 0xe, MLX4_CMD_HW2SW_MPT = 0xf, MLX4_CMD_READ_MTT = 0x10, MLX4_CMD_WRITE_MTT = 0x11, MLX4_CMD_SYNC_TPT = 0x2f, /* EQ commands */ MLX4_CMD_MAP_EQ = 0x12, MLX4_CMD_SW2HW_EQ = 0x13, MLX4_CMD_HW2SW_EQ = 0x14, MLX4_CMD_QUERY_EQ = 0x15, /* CQ commands */ MLX4_CMD_SW2HW_CQ = 0x16, MLX4_CMD_HW2SW_CQ = 0x17, MLX4_CMD_QUERY_CQ = 0x18, MLX4_CMD_MODIFY_CQ = 0x2c, /* SRQ commands */ MLX4_CMD_SW2HW_SRQ = 0x35, MLX4_CMD_HW2SW_SRQ = 0x36, MLX4_CMD_QUERY_SRQ = 0x37, MLX4_CMD_ARM_SRQ = 0x40, /* QP/EE commands */ MLX4_CMD_RST2INIT_QP = 0x19, MLX4_CMD_INIT2RTR_QP = 0x1a, MLX4_CMD_RTR2RTS_QP = 0x1b, MLX4_CMD_RTS2RTS_QP = 0x1c, MLX4_CMD_SQERR2RTS_QP = 0x1d, MLX4_CMD_2ERR_QP = 0x1e, MLX4_CMD_RTS2SQD_QP = 0x1f, MLX4_CMD_SQD2SQD_QP = 0x38, MLX4_CMD_SQD2RTS_QP = 0x20, MLX4_CMD_2RST_QP = 0x21, MLX4_CMD_QUERY_QP = 0x22, MLX4_CMD_INIT2INIT_QP = 0x2d, MLX4_CMD_SUSPEND_QP = 0x32, MLX4_CMD_UNSUSPEND_QP = 0x33, MLX4_CMD_UPDATE_QP = 0x61, /* special QP and management commands */ MLX4_CMD_CONF_SPECIAL_QP = 0x23, MLX4_CMD_MAD_IFC = 0x24, MLX4_CMD_MAD_DEMUX = 0x203, /* multicast commands */ MLX4_CMD_READ_MCG = 0x25, MLX4_CMD_WRITE_MCG = 0x26, MLX4_CMD_MGID_HASH = 0x27, /* miscellaneous commands */ MLX4_CMD_DIAG_RPRT = 0x30, MLX4_CMD_NOP = 0x31, MLX4_CMD_CONFIG_DEV = 0x3a, MLX4_CMD_ACCESS_MEM = 0x2e, MLX4_CMD_SET_VEP = 0x52, /* Ethernet specific commands */ MLX4_CMD_SET_VLAN_FLTR = 0x47, MLX4_CMD_SET_MCAST_FLTR = 0x48, MLX4_CMD_DUMP_ETH_STATS = 0x49, /* Communication channel commands */ MLX4_CMD_ARM_COMM_CHANNEL = 0x57, MLX4_CMD_GEN_EQE = 0x58, /* virtual commands */ MLX4_CMD_ALLOC_RES = 0xf00, MLX4_CMD_FREE_RES = 0xf01, MLX4_CMD_MCAST_ATTACH = 0xf05, MLX4_CMD_UCAST_ATTACH = 0xf06, MLX4_CMD_PROMISC = 0xf08, MLX4_CMD_QUERY_FUNC_CAP = 0xf0a, MLX4_CMD_QP_ATTACH = 0xf0b, /* debug commands */ MLX4_CMD_QUERY_DEBUG_MSG = 0x2a, MLX4_CMD_SET_DEBUG_MSG = 0x2b, /* statistics commands */ MLX4_CMD_QUERY_IF_STAT = 0X54, MLX4_CMD_SET_IF_STAT = 0X55, /* register/delete flow steering network rules */ MLX4_QP_FLOW_STEERING_ATTACH = 0x65, MLX4_QP_FLOW_STEERING_DETACH = 0x66, MLX4_FLOW_STEERING_IB_UC_QP_RANGE = 0x64, /* Update and read QCN parameters */ MLX4_CMD_CONGESTION_CTRL_OPCODE = 0x68, }; enum { MLX4_CMD_TIME_CLASS_A = 60000, MLX4_CMD_TIME_CLASS_B = 60000, MLX4_CMD_TIME_CLASS_C = 60000, }; enum { /* virtual to physical port mapping opcode modifiers */ MLX4_GET_PORT_VIRT2PHY = 0x0, MLX4_SET_PORT_VIRT2PHY = 0x1, }; enum { MLX4_MAILBOX_SIZE = 4096, MLX4_ACCESS_MEM_ALIGN = 256, }; enum { /* Set port opcode modifiers */ MLX4_SET_PORT_IB_OPCODE = 0x0, MLX4_SET_PORT_ETH_OPCODE = 0x1, MLX4_SET_PORT_BEACON_OPCODE = 0x4, }; enum { /* Set port Ethernet input modifiers */ MLX4_SET_PORT_GENERAL = 0x0, MLX4_SET_PORT_RQP_CALC = 0x1, MLX4_SET_PORT_MAC_TABLE = 0x2, MLX4_SET_PORT_VLAN_TABLE = 0x3, MLX4_SET_PORT_PRIO_MAP = 0x4, MLX4_SET_PORT_GID_TABLE = 0x5, MLX4_SET_PORT_PRIO2TC = 0x8, MLX4_SET_PORT_SCHEDULER = 0x9, MLX4_SET_PORT_VXLAN = 0xB, MLX4_SET_PORT_ROCE_ADDR = 0xD }; enum { MLX4_CMD_MAD_DEMUX_CONFIG = 0, MLX4_CMD_MAD_DEMUX_QUERY_STATE = 1, MLX4_CMD_MAD_DEMUX_QUERY_RESTR = 2, /* Query mad demux restrictions */ }; enum { MLX4_CMD_WRAPPED, MLX4_CMD_NATIVE }; /* * MLX4_RX_CSUM_MODE_VAL_NON_TCP_UDP - * Receive checksum value is reported in CQE also for non TCP/UDP packets. * * MLX4_RX_CSUM_MODE_L4 - * L4_CSUM bit in CQE, which indicates whether or not L4 checksum * was validated correctly, is supported. * * MLX4_RX_CSUM_MODE_IP_OK_IP_NON_TCP_UDP - * IP_OK CQE's field is supported also for non TCP/UDP IP packets. * * MLX4_RX_CSUM_MODE_MULTI_VLAN - * Receive Checksum offload is supported for packets with more than 2 vlan headers. */ enum mlx4_rx_csum_mode { MLX4_RX_CSUM_MODE_VAL_NON_TCP_UDP = 1UL << 0, MLX4_RX_CSUM_MODE_L4 = 1UL << 1, MLX4_RX_CSUM_MODE_IP_OK_IP_NON_TCP_UDP = 1UL << 2, MLX4_RX_CSUM_MODE_MULTI_VLAN = 1UL << 3 }; struct mlx4_config_dev_params { u16 vxlan_udp_dport; u8 rx_csum_flags_port_1; u8 rx_csum_flags_port_2; }; enum mlx4_en_congestion_control_algorithm { MLX4_CTRL_ALGO_802_1_QAU_REACTION_POINT = 0, }; enum mlx4_en_congestion_control_opmod { MLX4_CONGESTION_CONTROL_GET_PARAMS, MLX4_CONGESTION_CONTROL_GET_STATISTICS, MLX4_CONGESTION_CONTROL_SET_PARAMS = 4, }; struct mlx4_dev; struct mlx4_cmd_mailbox { void *buf; dma_addr_t dma; }; int __mlx4_cmd(struct mlx4_dev *dev, u64 in_param, u64 *out_param, int out_is_imm, u32 in_modifier, u8 op_modifier, u16 op, unsigned long timeout, int native); /* Invoke a command with no output parameter */ static inline int mlx4_cmd(struct mlx4_dev *dev, u64 in_param, u32 in_modifier, u8 op_modifier, u16 op, unsigned long timeout, int native) { return __mlx4_cmd(dev, in_param, NULL, 0, in_modifier, op_modifier, op, timeout, native); } /* Invoke a command with an output mailbox */ static inline int mlx4_cmd_box(struct mlx4_dev *dev, u64 in_param, u64 out_param, u32 in_modifier, u8 op_modifier, u16 op, unsigned long timeout, int native) { return __mlx4_cmd(dev, in_param, &out_param, 0, in_modifier, op_modifier, op, timeout, native); } /* * Invoke a command with an immediate output parameter (and copy the * output into the caller's out_param pointer after the command * executes). */ static inline int mlx4_cmd_imm(struct mlx4_dev *dev, u64 in_param, u64 *out_param, u32 in_modifier, u8 op_modifier, u16 op, unsigned long timeout, int native) { return __mlx4_cmd(dev, in_param, out_param, 1, in_modifier, op_modifier, op, timeout, native); } struct mlx4_cmd_mailbox *mlx4_alloc_cmd_mailbox(struct mlx4_dev *dev); void mlx4_free_cmd_mailbox(struct mlx4_dev *dev, struct mlx4_cmd_mailbox *mailbox); int mlx4_get_counter_stats(struct mlx4_dev *dev, int counter_index, struct mlx4_counter *counter_stats, int reset); int mlx4_get_vf_stats(struct mlx4_dev *dev, int port, int vf_idx, struct ifla_vf_stats *vf_stats); u32 mlx4_comm_get_version(void); int mlx4_set_vf_mac(struct mlx4_dev *dev, int port, int vf, u8 *mac); int mlx4_set_vf_vlan(struct mlx4_dev *dev, int port, int vf, u16 vlan, u8 qos, __be16 proto); int mlx4_set_vf_rate(struct mlx4_dev *dev, int port, int vf, int min_tx_rate, int max_tx_rate); int mlx4_set_vf_spoofchk(struct mlx4_dev *dev, int port, int vf, bool setting); int mlx4_get_vf_config(struct mlx4_dev *dev, int port, int vf, struct ifla_vf_info *ivf); int mlx4_set_vf_link_state(struct mlx4_dev *dev, int port, int vf, int link_state); int mlx4_config_dev_retrieval(struct mlx4_dev *dev, struct mlx4_config_dev_params *params); void mlx4_cmd_wake_completions(struct mlx4_dev *dev); void mlx4_report_internal_err_comm_event(struct mlx4_dev *dev); /* * mlx4_get_slave_default_vlan - * return true if VST ( default vlan) * if VST, will return vlan & qos (if not NULL) */ bool mlx4_get_slave_default_vlan(struct mlx4_dev *dev, int port, int slave, u16 *vlan, u8 *qos); #define MLX4_COMM_GET_IF_REV(cmd_chan_ver) (u8)((cmd_chan_ver) >> 8) #define COMM_CHAN_EVENT_INTERNAL_ERR (1 << 17) #endif /* MLX4_CMD_H */